								SHEET
U.S. Department of Commerce, Patent and Trademark Office					Atty Dock		Serial No.	
					M-11685 U	JS	09/905,47	4
BIFORMATION DISCLOSURE STATEMENT BY APPLICANT					Applicant(,s)		
Kh.	3	(Use several shee	ts if necessary)		Saputro, S	tephanus D.; Zh	ang, Lan	
					Filing Date	e	Group	
ac.	Ĭ				July 13, 20)01	28	22
(Denate)			U.S. F	Patent Documents				
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing D	
	AA							
	AB							
	AC							
	AD						1	
	AE							
	AF							
	AG							
	AH							
	Al				1		1	
	AJ				1			
	AK				1			
			Foreign	Patent Documents				
							Trans	slation
		Document	Date	Country	Class	Subclass	Yes	No
	AL							
	AM							
	AN							
	AO							
	AP							
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)								
BV	AQ	David A. Baranauskas and Douglas E. Wallace, Jr., "Capacitive Structure for Via Impedance Tuning"; September 14, 1999, Serial No. 09/395,788. 36! 793 A 2017 Dorect S. Fisher and Thad McMillian, "Printed Circuit Assembly Having Conductive Pad Array With In-						
BY	AR	Doreen S. Fisher and Thad McMillian, "Printed Circuit Assembly Having Conductive Pad Array With In- Line Via Placement", June 28, 2000, Serial No. 09/605,905.						
	AS							
Examiner M	The ss	Vigita	Date Considered		i do			
*EXAMINER: Initial if reference considered, whether or not citation is in conformatice with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.								

Paper No 1001